隐私偏好

必要 cookie 用于登录和安全。站内分析、广告、在线客服和推荐归因默认关闭,只有你同意后才启用。

Community

genRTL community

Discuss AI RTL generation, Verilog/SystemVerilog workflows, simulation debug, and CBB/IP reuse with other hardware engineers.

Discussion topics

The public community focuses on product feedback, workflow examples, CBB/IP suggestions, and practical RTL design questions.

  • AI RTL generation
  • Simulator-driven debug
  • Reusable CBB/IP components

Public feedback

Use community discussions for non-confidential feedback. Keep private source code and proprietary design documents out of public channels.